## Nanowire field-effect transistor with $Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7$ dielectric

Wangyang Fu, Zhi Xu, Kaihui Liu, Wenlong Wang, Xuedong Bai, and Enge Wang

Citation: Appl. Phys. Lett. **93**, 213107 (2008); doi: 10.1063/1.3037219 View online: http://dx.doi.org/10.1063/1.3037219 View Table of Contents: http://aip.scitation.org/toc/apl/93/21 Published by the American Institute of Physics



## Nanowire field-effect transistor with Bi<sub>1.5</sub>Zn<sub>1.0</sub>Nb<sub>1.5</sub>O<sub>7</sub> dielectric

Wangyang Fu, Zhi Xu, Kaihui Liu, Wenlong Wang, Xuedong Bai,<sup>a),b)</sup> and Enge Wang<sup>a),c)</sup> Beijing National Laboratory for Condensed Matter Physics, Institute of Physics, Chinese Academy of Sciences, Beijing 100190, China

(Received 8 October 2008; accepted 7 November 2008; published online 26 November 2008)

In this letter, amorphous  $Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7$  films with large permittivity (~70) are prepared as the gate dielectric for ZnO nanowire field-effect transistors by using low-temperature (~100 °C) pulsed laser deposition. The transistors exhibit a low operation gate voltage (<3 V), a high carrier mobility (~42 cm<sup>2</sup>/V s), and a steep subthreshold swing up to 240 mV/decade. These results combined with near-room-temperature processing technique suggest that the nanowire transistor with  $Bi_{1.5}Zn_{1.0}Nb_{1.5}O_7$  dielectric is a promising candidate for high-performance flexible electronics. © 2008 American Institute of Physics. [DOI: 10.1063/1.3037219]

Low-cost, large-area, and flexible electronics<sup>1,2</sup> are attractive for their wide applications as electronic paper, transparent and flexible display, etc. In these technologies, lowtemperature processing is critical for the use of flexible polymer substrates. The newly emerging organic thin-film transistors (TFTs), although compatible with lowtemperature processing, suffer from their relatively low carrier mobility which leads to poor device performances, such as high power consumption and long display response time. Recently, the inorganic semiconductor nanowire (NW) transistors have been intensively investigated for their fundamental advantages of high carrier mobility and low-temperature compatibility.<sup>3-11</sup> It is well documented that high- $\kappa$  thin dielectric films, which ensure the increased coupling between the gate electrode and NW channel, are crucial for the fabrication of high-performance NW transistor devices. However, in most cases, the deposition of high- $\kappa$  dielectric was carried out at high temperature, which is not compatible with flexible polymer substrates. In addition, it is also observed that thin gate dielectric ( $\sim 10$  nm) deposited on rough flexible polymer substrates is susceptible to pinhole formation, which would lead to poorer performance and low manufacturing yields of the devices. Therefore, the exploration of low-temperature processing and large-permittivity dielectric of NW transistors, which affords high capacitance without relying on very thin films, is highly desirable.

Pyrochlore Bi<sub>1.5</sub>Zn<sub>1.0</sub>Nb<sub>1.5</sub>O<sub>7</sub> (BZN),<sup>12-16</sup> which exhibits the highest permittivity ( $\sim$ 70) until now for dielectric films prepared by room-temperature deposition, provides us an ideal gate dielectric. ZnO TFTs and organic TFTs (OTFTs) with amorphous BZN dielectric have been fabricated at room temperature,<sup>17,18</sup> but their effective carrier mobilities are still quite low (<0.5 cm<sup>2</sup>/V s).

In this letter, we report on the gate processing to fabricate ZnO NW field-effect transistors (FETs) at low temperature by using BZN as dielectric, which is suitable for flexible electronic applications. Compared with the conventional OT-FTs, the BZN-gated ZnO NW transistor offers significantly higher carrier mobility ( $\sim$ 42 cm<sup>2</sup>/V s), which is a significant step in achieving high-performance flexible electronics.

The single-crystalline ZnO NWs were grown by the thermal evaporation method.<sup>19</sup> ZnO NWs were dispersed in ethanol and then spin-coated onto a heavily doped *n*-type silicon substrate with 100 nm thick silicon dioxide layer, following which 200 nm thick BZN film was deposited in 10 Pa of O2 environment at 100 °C by using pulsed laser deposition. The x-ray diffraction (XRD) pattern, shown in Fig. 1(a), indicates the amorphous structure of BZN films. The FETs are based on an integration of individual NWs and amorphous BZN dielectric. A representative atomic force microscopy (AFM) image of the as-deposited BZN film on  $SiO_2/Si$  substrate is shown in Fig. 1(a) inset, which depicts a surface morphology with average grain size of around 30 nm and root-mean-square roughness of  $\sim 1.5$  nm. The condensed and smooth film would ensure a high-quality ZnO/BZN interface that is useful for high-performance FET devices. In



FIG. 1. (Color online) Characteristics of BZN dielectric layer. (a) XRD pattern of the BZN film and AFM image of the as-deposited BZN film (inset). (b) Permittivity as a function of frequency for the amorphous BZN film, measured without dc bias field. Inset is the  $Pt/BZN/Pt/SiO_2/Si$  paralleled structure for capacitance measurement.

<sup>&</sup>lt;sup>a)</sup>Authors to whom correspondence should be addressed.

<sup>&</sup>lt;sup>b)</sup>Electronic mail: xdbai@aphy.iphy.ac.cn.

<sup>&</sup>lt;sup>c)</sup>Electronic mail: egwang@aphy.iphy.ac.cn.



FIG. 2. (Color online) Scheme of the fabrication processing for top-gated ZnO NW FET with BZN dielectric. (a) Ion beam was focused at both ends of the individual ZnO NW to mill away the BZN layers and uncover the clean ZnO NW surface. (b) Pt is deposited onto both ends of the exposed ZnO NW and across the middle of the ZnO NW, thus forming the source, drain, and gate electrodes. (c) SEM image of the fabricated top-gated ZnO NWT with BZN dielectric.

order to characterize the dielectric properties of the BZN films, the same deposition process was applied to prepare amorphous BZN films on  $Pt/SiO_2/Si$  substrates, followed by the deposition of 100 nm thick Pt top electrode to construct a  $Pt/BZN/Pt/SiO_2/Si$  paralleled capacitance. Figure 1(b) presents the frequency dependent permittivity of the amorphous BZN film measured at room temperature without the dc bias field (by using instrument Agilent 4294A). The frequency-independent permittivity of the BZN film in the range between 1 and 100 kHz is basically consistent with previous literatures.<sup>17,18</sup>

For device fabrication, focus ion beam (FIB) sputter milling and Pt deposition assisting were applied, as schematically illustrated in Fig. 2. First, ion beam was focused at both ends of the selected individual ZnO NW to mill away the BZN layers and uncover the clean ZnO NW surface for good electrical contact [Fig. 2(a)]. We then applied FIB assisted Pt deposition to prepare 100 nm thick Pt films on both ends of the exposed ZnO NW and also across the middle of the BZN-covered ZnO NW to form source, drain, and gate electrodes, respectively [Fig. 2(b)]. By this processing, up to five Pt top-gated ZnO NW transistors with BZN dielectric



FIG. 3. Electric transport measurements. (a) I- $V_G$  transfer characteristics of the ZnO NW FET with BZN top gate. (b) Curves of current vs source-drain bias under various gate voltages.

were fabricated. A typical scanning electron microscope (SEM) image of the fabricated top-gated ZnO NW FET is shown in Fig. 2(c).

The measured  $I-V_G$  transfer characteristics of the prototype NW transistor is displayed in Fig. 3(a). The device acts as a *n*-type Schottky-barrier transistor and exhibits a  $I_{on}/I_{off}$ ratio of 10<sup>4</sup> within a gate voltage of 3 V. The gate leakage current through the BZN insulator is negligible in the whole gate voltage sweeping range ( $<10^{-12}$  A). Taking the geometry of the top-gated device into account, a leakage current density of less than 1 mA/ $cm^2$  is estimated within an electric bias field of  $\pm 150$  kV/cm, which is consistent with the previous literature (~1 uA/cm<sup>2</sup> at 100 kV/cm).<sup>18</sup> The subthreshold swing  $S = dV_G/d(\log I_D)$  is another key transistor parameter for low threshold voltage and low power operation. Here, we can deduce a  $S \sim 240$  mV/decade for the prototype top-gated transistor, which is comparable with that of the state-of-the-art NW FETs ( $\sim 200 \text{ mV/decade}$ ).<sup>3-11</sup> Figure 3(b) shows the current versus source-drain bias voltage curves of the NW FET under various gate voltages, whose shapes resemble those of conventional *n*-MOSFETs but with a Schottky barrier. A transconductance of  $g_m = 550 \text{ nA/V}$  can be deduced from the saturation regions of the curves.

In order to obtain the efficient carrier mobility of the device, we simulated the electrostatic gate-coupling

TABLE I. Comparison between the transistor characteristics of the prototype ZnO NW FET with BZN dielectric and those of previously reported high-performance NW FETs or OTFTs.

	On- current (µA)	Operng voltage (V)	Subthreshold swing (mV/decade)	Carrier mobility (cm <sup>2</sup> /V s)	Gate dielectric
ZnO <sup>a</sup>	2	3	300	70	15 nm-SAS (3)
In <sub>2</sub> O <sub>3</sub> <sup>a</sup>	10	4	160	300	18 nm-Al <sub>2</sub> O <sub>3</sub> (9)
OTFT <sup>b</sup>	1	5	300	0.5	200 nm-BZN (70)
ZnO	1.5	3	240	42	200 nm-BZN (70)

<sup>a</sup>Reference 4. <sup>b</sup>Reference 18. capacitance per unit length between the ZnO NW and the top Pt gate:  $C_T = 1.3 \times 10^{-9}$  F/m, by using the partial differential equation method (BZN permittivity  $\varepsilon = 70$ , h = 200 nm, and NW radius r = 50 nm). As a result, the electron mobility of the device can be estimated as  $u = g_m L/V_D C_T = 42 \text{ cm}^2/\text{V s}$  by using the standard transistor mode, where  $L/V_D$  is taken proportionally as 10  $\mu$ m/1 V.

Table I shows a comparison between the transistor characteristics of our prototype ZnO NW FET with BZN dielectric and those of previously reported high-performance NW FETs or OTFTs. Our experimental data are listed in the bottom row. It is noteworthy that the carrier mobility of our ZnO NW transistors with BZN dielectric is significantly higher than those of the recently developed OTFT ( $0.5 \text{ cm}^2/\text{V s}$ ) (Ref. 18) and the other parameters of our prototype device are comparable with those of the state-of-the-art NW transistors. In the present study, a thick BZN layer was applied in order to ensure manufacturing yields and lower gate leakage current. With reduction in the dielectric layer thickness, much higher performances are expected.

An important issue for integrating BZN dielectric is that it is chemically benign to the conduction channel. This is confirmed in our systematic experiments, which reveal that the mobility of  $\sim$ 42 cm<sup>2</sup>/V s of the top-gated NWTs is higher than those (several to tens of cm<sup>2</sup>/V s) of ZnO NWTs without BZN covering.

In summary, we have fabricated ZnO NW FETs by using amorphous BZN as gate insulator via a near roomtemperature processing route. The high performance of NW FETs, i.e., a low operating gate voltage <3 V, a high carrier mobility  $\sim$ 42 cm<sup>2</sup>/V s, and a steep subthreshold swing up to 240 mV/decade, is achieved by integration of highpermittivity dielectric and low-temperature processing, which suggests that the NW FET with BZN dielectric is a promising candidate for future flexible electronics. This work is supported by the NSF (Grant Nos. 50725209, 60621091, and 10874218), MOST (Grant Nos. 2007CB936203 and 2007AA03Z353), and CAS of China.

- <sup>1</sup>C. D. Dimitrakopoulos and P. R. L. Malenfant, Adv. Mater. (Weinheim, Ger.) 14, 99 (2002).
- <sup>2</sup>Y. Sun and J. A. Rogers, Adv. Mater. (Weinheim, Ger.) 19, 1897 (2007).
  <sup>3</sup>S. Ju, D. B. Janes, G. Lu, A. Facchetti, and T. J. Marks, Appl. Phys. Lett. 89, 193506 (2006).
- <sup>4</sup>S. Ju, A. Facchetti, Y. Xuan, J. Liu, F. Ishikawa, P. Ye, C. W. Zhou, T. J. Marks, and D. B. Janes, Nat. Nanotechnol. 2, 378 (2007).
- <sup>5</sup>S. Ju, J. Li, J. Liu, P. C. Chen, Y. G. Ha, F. Ishikawa, H. Chang, C. W. Zhou, A. Facchetti, D. B. Janes, and T. J. Marks, Nano Lett. 8, 997 (2008).
- <sup>6</sup>L. J. Lauhon, M. S. Gudiksen, D. Wang, and C. M. Lieber, Nature (London) **420**, 57 (2002).
- <sup>7</sup>Y. Cui, Z. Zhong, D. Wang, W. U. Wang, and C. M. Lieber, Nano Lett. **3**, 149 (2003).
- <sup>8</sup>J. Xiang, W. Lu, Y. Hu, Y. Wu, H. Yan, and C. M. Lieber, Nature (London) **441**, 489 (2006).
- <sup>9</sup>H. T. Ng, J. Han, T. Yamada, P. Nguyen, Y. P. Chen, and M. Meyyappan, Nano Lett. **4**, 1247 (2004).
- <sup>10</sup>K. Keem, D. Y. Jeong, S. Kim, M. S. Lee, I. S. Yeo, U. I. Chung, and J. T. Moon, Nano Lett. 6, 1454 (2006).
- <sup>11</sup>W. I. Park, J. S. Kim, G. C. Yi, M. H. Bae, and H. J. Lee, Appl. Phys. Lett. **85**, 5052 (2004).
- <sup>12</sup>W. Ren, S. Trolier-McKinstry, C. A. Randall, and T. R. Shrout, J. Appl. Phys. 89, 767 (2001).
- <sup>13</sup>H. Wang, H. L. Du, and X. Yao, Mater. Sci. Eng., B **99**, 20 (2003).
- <sup>14</sup>J. W. Lu and S. Stemmer, Appl. Phys. Lett. **83**, 2411 (2003).
- <sup>15</sup>A. K. Tagantsev, J. W. Lu, and S. Stemmer, Appl. Phys. Lett. **86**, 032901 (2005).
- <sup>16</sup>R. L. Thayer, C. A. Randall, and S. Trolier-McKinstry, J. Appl. Phys. **94**, 1941 (2003).
- <sup>17</sup>I. D. Kim, Y. W. Choi, and H. L. Tuller, Appl. Phys. Lett. **87**, 043509 (2005).
- <sup>18</sup>Y. W. Choi, I. D. Kim, H. L. Tuller, and A. I. Akinwande, IEEE Trans. Electron Devices 52, 2819 (2005).
- <sup>19</sup>Z. W. Pan, Z. R. Dai, and Z. L. Wang, Science **291**, 1974 (2001).